




High-Level View of a PIC18 Microcontroller



MCLR/VPP	1	RB7/PGD	40
RA0/AN0	2	RB6/PGC	39
RA1/AN1	3	RB5/PGM	38
RA2/AN2/VREF-	4	RB4	37
RA3/AN3/VREF+	5	RB3/CCP2*	36
RA4/T0CKI	6	RB2/INT2	35
RA5/AN5/SS/LVDIN	7	RB1/INT1	34
REG0/RD/AN6	8	RB0/INT0	33
RE1/WR/AN7	9	VDD	32
RE2/CS/AN7	10	VSS	31
VDD	11	RD7/PSP7	30
VSS	12	RD6/PSP6	29
OSC1/CLKI	13	RD5/PSP5	28
OSC2/CLKO/RA6	14	RD4/PSP4	27
RC0/T1OSC/T1CKI	15	RC7/RX/DT	26
RC1/T1OSI/CCP2*	16	RC6/TX/CK	25
RC2/CCP1	17	RC5/SDO	24
RC3/SCK/SCL	18	RC4/SDI/SDA	23
RD0/PSP0	19	RD3/PSP3	22
RD1/PSP1	20	RD2/PSP2	21






High-Level View of a PIC18 Microcontroller



MCLR/VPP	1	RB7/PGD	40
RA0/AN0	2	RB6/PGC	39
RA1/AN1	3	RB5/PGM	38
RA2/AN2/VREF-	4	RB4	37
RA3/AN3/VREF+	5	RB3/CCP2*	36
RA4/T0CKI	6	RB2/INT2	35
RA5/AN4/SS/LVDIN	7	RB1/INT1	34
REG/RO/AN5	8	RB0/INT0	33
RE1/WR/AN6	9	VDD	32
RE2/CS/AN7	10	VSS	31
VDD	11	RD7/PSP7	30
VSS	12	RD6/PSP6	29
OSC1/CLKI	13	RD5/PSP5	28
OSC2/CLKO/RA6	14	RD4/PSP4	27
RC0/T0OSC/T1CKI	15	RC7/RX/DT	26
RC1/T1OSI/CCP2*	16	RC6/TXOK	25
RC2/CCP1	17	RC5/SDO	24
RC3/SCK/SCL	18	RC4/SDI/SDA	23
RD0/PSP0	19	RD3/PSP3	22
RD1/PSP1	20	RD2/PSP2	21





ROM & RAM Sizes

→ PIC18F452 Actual Sizes

→ PIC18 Family MAX Sizes



MCLR/VPP	1	RB7/PGD	40
RA0/AN0	2	RB6/PGC	39
RA1/AN1	3	RB5/PGM	38
RA2/AN2/VREF-	4	RB4	37
RA3/AN3/VREF+	5	RB3/CCP2*	36
RA4/T0CKI	6	RB2/INT2	35
RA5/AN5/SS/LVDIN	7	RB1/INT1	34
RE0/RD/AN6	8	RB0/INT0	33
RE1/WR/AN7	9	VDD	32
RE2/CS/AN7	10	VSS	31
VDD	11	RD7/PSP7	30
VSS	12	RD6/PSP6	29
OSC1/CLKI	13	RD5/PSP5	28
OSC2/CLKO/RA6	14	RD4/PSP4	27
RC0/T0SCK/T1CKI	15	RC7/RX/DT	26
RC1/T1OSI/CCP2*	16	RC6/TX/CK	25
RC2/CCP1	17	RC5/SDO	24
RC3/SCK/SCL	18	RC4/SDI/SDA	23
RD0/PSP0	19	RD3/PSP3	22
RD1/PSP1	20	RD2/PSP2	21

